<table>
<thead>
<tr>
<th>Day</th>
<th>Start</th>
<th>End</th>
<th>Week</th>
<th>Code</th>
<th>Subject</th>
<th>Group</th>
<th>Type</th>
<th>StaffNames</th>
<th>Venue</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mon</td>
<td>10:00</td>
<td>12:00</td>
<td>All</td>
<td>EE2012</td>
<td>ANALYTICAL METHODS IN ECE</td>
<td>ALL</td>
<td>L</td>
<td>Li Haizhou/ Zhang Jianwen</td>
<td>LT6</td>
</tr>
<tr>
<td>Mon</td>
<td>12:00</td>
<td>14:00</td>
<td>All</td>
<td>EE2027</td>
<td>ELECTRONICS CIRCUITS</td>
<td>2</td>
<td>L</td>
<td>Chor Eng Fong</td>
<td>E1-06-01</td>
</tr>
<tr>
<td>Mon</td>
<td>12:00</td>
<td>14:00</td>
<td>All</td>
<td>EE2027</td>
<td>ELECTRONICS CIRCUITS</td>
<td>3</td>
<td>L</td>
<td>Chim Wai Kin</td>
<td>E3-06-08</td>
</tr>
<tr>
<td>Mon</td>
<td>12:00</td>
<td>14:00</td>
<td>All</td>
<td>EE2027</td>
<td>ELECTRONICS CIRCUITS</td>
<td>4</td>
<td>L</td>
<td>Samudra, Ganesh S</td>
<td>EA-02-11</td>
</tr>
<tr>
<td>Mon</td>
<td>12:00</td>
<td>14:00</td>
<td>All</td>
<td>EE2027</td>
<td>ELECTRONICS CIRCUITS</td>
<td>ALL</td>
<td>L</td>
<td>Heng Chun Huat</td>
<td>EA-06-03</td>
</tr>
<tr>
<td>Mon</td>
<td>13:00</td>
<td>14:00</td>
<td>All</td>
<td>PC2232</td>
<td>PHYSICS FOR ELECTRIC ENGINEERING</td>
<td>T1</td>
<td>T</td>
<td></td>
<td>E3-06-14</td>
</tr>
<tr>
<td>Mon</td>
<td>14:00</td>
<td>15:00</td>
<td>All</td>
<td>EE2012</td>
<td>ANALYTICAL METHODS IN ECE</td>
<td>T1</td>
<td>T</td>
<td></td>
<td>E3-06-13</td>
</tr>
<tr>
<td>Mon</td>
<td>14:00</td>
<td>15:00</td>
<td>All</td>
<td>EE2012</td>
<td>ANALYTICAL METHODS IN ECE</td>
<td>T2</td>
<td>T</td>
<td></td>
<td>E3-06-15</td>
</tr>
<tr>
<td>Mon</td>
<td>14:00</td>
<td>15:00</td>
<td>All</td>
<td>PC2232</td>
<td>PHYSICS FOR ELECTRIC ENGINEERING</td>
<td>T2</td>
<td>T</td>
<td></td>
<td>E3-06-11</td>
</tr>
<tr>
<td>Mon</td>
<td>14:00</td>
<td>17:00</td>
<td>All</td>
<td>EE2025</td>
<td>POWER ELECTRONICS MODULE</td>
<td>M1</td>
<td>Lab</td>
<td></td>
<td>POWERLAB</td>
</tr>
<tr>
<td>Mon</td>
<td>14:00</td>
<td>17:00</td>
<td>All</td>
<td>EE2025</td>
<td>POWER ELECTRONICS MODULE</td>
<td>M2</td>
<td>Lab</td>
<td></td>
<td>POWERLAB</td>
</tr>
<tr>
<td>Mon</td>
<td>14:00</td>
<td>17:00</td>
<td>All</td>
<td>EE2026</td>
<td>DIGITAL FUNDAMENTALS/DIGITAL DESIGN</td>
<td>M2</td>
<td>Lab</td>
<td></td>
<td>DigELab</td>
</tr>
<tr>
<td>Mon</td>
<td>14:00</td>
<td>17:00</td>
<td>All</td>
<td>EE2031</td>
<td>CIRCUITS &amp; SYSTEMS DESIGN LAB</td>
<td>M2</td>
<td>Lab</td>
<td></td>
<td>MicWLab</td>
</tr>
<tr>
<td>Mon</td>
<td>14:00</td>
<td>17:00</td>
<td>All</td>
<td>EE2032</td>
<td>SIGNALS &amp; COMMUNICATIONS LAB</td>
<td>M2</td>
<td>Lab</td>
<td></td>
<td>LinElab</td>
</tr>
<tr>
<td>Mon</td>
<td>14:00</td>
<td>17:00</td>
<td>All</td>
<td>PC2232</td>
<td>PHYSICS FOR ELECTRIC ENGINEERING</td>
<td>1/1A7</td>
<td>Lab</td>
<td></td>
<td>32/S11-0302</td>
</tr>
<tr>
<td>Mon</td>
<td>15:00</td>
<td>16:00</td>
<td>All</td>
<td>EE2025</td>
<td>POWER ELECTRONICS MODULE</td>
<td>T1</td>
<td>T</td>
<td></td>
<td>E3-06-05</td>
</tr>
<tr>
<td>Mon</td>
<td>16:00</td>
<td>17:00</td>
<td>All</td>
<td>PC2232</td>
<td>PHYSICS FOR ELECTRIC ENGINEERING</td>
<td>T3</td>
<td>T</td>
<td></td>
<td>E3-06-14</td>
</tr>
<tr>
<td>Mon</td>
<td>16:00</td>
<td>17:00</td>
<td>All</td>
<td>PC2232</td>
<td>PHYSICS FOR ELECTRIC ENGINEERING</td>
<td>T4</td>
<td>T</td>
<td></td>
<td>E3-06-11</td>
</tr>
<tr>
<td>Mon</td>
<td>17:00</td>
<td>18:00</td>
<td>All</td>
<td>EE2025</td>
<td>POWER ELECTRONICS MODULE</td>
<td>T7</td>
<td>T</td>
<td></td>
<td>E3-06-11</td>
</tr>
<tr>
<td>Mon</td>
<td>17:00</td>
<td>18:00</td>
<td>All</td>
<td>PC2232</td>
<td>PHYSICS FOR ELECTRIC ENGINEERING</td>
<td>T5</td>
<td>T</td>
<td></td>
<td>E3-06-15</td>
</tr>
<tr>
<td>Mon</td>
<td>17:00</td>
<td>18:00</td>
<td>All</td>
<td>PC2232</td>
<td>PHYSICS FOR ELECTRIC ENGINEERING</td>
<td>T6</td>
<td>T</td>
<td></td>
<td>E3-06-14</td>
</tr>
<tr>
<td>Tue</td>
<td>09:00</td>
<td>12:00</td>
<td>All</td>
<td>CG2023</td>
<td>SIGNALS &amp; SYSTEMS</td>
<td>TU1</td>
<td>Lab</td>
<td></td>
<td>DSALab</td>
</tr>
<tr>
<td>Tue</td>
<td>09:00</td>
<td>12:00</td>
<td>All</td>
<td>CG2023</td>
<td>SIGNALS &amp; SYSTEMS</td>
<td>TU2</td>
<td>Lab</td>
<td></td>
<td>DSALab</td>
</tr>
<tr>
<td>Tue</td>
<td>09:00</td>
<td>12:00</td>
<td>All</td>
<td>EE2024</td>
<td>PROGRAM FOR COMPUTER INTERFACES/MICROCONTROLLER PROGRAMMING INTERFACING</td>
<td>TU1</td>
<td>Lab</td>
<td></td>
<td>DigElab</td>
</tr>
<tr>
<td>Tue</td>
<td>09:00</td>
<td>12:00</td>
<td>All</td>
<td>EE2032</td>
<td>SIGNALS &amp; COMMUNICATIONS LAB</td>
<td>TU1</td>
<td>Lab</td>
<td></td>
<td>MicWLab</td>
</tr>
<tr>
<td>Tue</td>
<td>10:00</td>
<td>11:00</td>
<td>All</td>
<td>EE2012</td>
<td>ANALYTICAL METHODS IN ECE</td>
<td>T3</td>
<td>T</td>
<td></td>
<td>E3-06-12</td>
</tr>
<tr>
<td>Tue</td>
<td>10:00</td>
<td>11:00</td>
<td>All</td>
<td>EE2012</td>
<td>ANALYTICAL METHODS IN ECE</td>
<td>T4</td>
<td>T</td>
<td></td>
<td>E3-06-14</td>
</tr>
<tr>
<td>Tue</td>
<td>10:00</td>
<td>11:00</td>
<td>All</td>
<td>EE2012</td>
<td>ANALYTICAL METHODS IN ECE</td>
<td>T5</td>
<td>T</td>
<td></td>
<td>E3-06-15</td>
</tr>
<tr>
<td>Tue</td>
<td>10:00</td>
<td>11:00</td>
<td>All</td>
<td>EE2026</td>
<td>DIGITAL FUNDAMENTALS/DIGITAL DESIGN</td>
<td>T1</td>
<td>T</td>
<td></td>
<td>E3-06-05</td>
</tr>
<tr>
<td>Tue</td>
<td>10:00</td>
<td>12:00</td>
<td>All</td>
<td>EE2011</td>
<td>ENGINEERING ELECTROMAGNETICS</td>
<td>ALL</td>
<td>L</td>
<td>Chen Xudong/ Yeo Swee Ping</td>
<td>E1-06-07</td>
</tr>
<tr>
<td>Tue</td>
<td>11:00</td>
<td>12:00</td>
<td>All</td>
<td>EE2025</td>
<td>POWER ELECTRONICS MODULE</td>
<td>T2</td>
<td>T</td>
<td></td>
<td>E3-06-14</td>
</tr>
<tr>
<td>Tue</td>
<td>12:00</td>
<td>13:00</td>
<td>All</td>
<td>EE2026</td>
<td>DIGITAL FUNDAMENTALS/DIGITAL DESIGN</td>
<td>T6</td>
<td>T</td>
<td></td>
<td>E4-04-04</td>
</tr>
<tr>
<td>Tue</td>
<td>12:00</td>
<td>13:00</td>
<td>All</td>
<td>EE2026</td>
<td>DIGITAL FUNDAMENTALS/DIGITAL DESIGN</td>
<td>T7</td>
<td>T</td>
<td></td>
<td>E3-06-04</td>
</tr>
<tr>
<td>Tue</td>
<td>12:00</td>
<td>13:00</td>
<td>All</td>
<td>EE2028</td>
<td>PROGRAM FOR COMPUTER INTERFACES/MICROCONTROLLER PROGRAMMING INTERFACING</td>
<td>T8</td>
<td>T</td>
<td></td>
<td>E3-06-15</td>
</tr>
<tr>
<td>Tue</td>
<td>12:00</td>
<td>13:00</td>
<td>All</td>
<td>EE2028</td>
<td>PROGRAM FOR COMPUTER INTERFACES/MICROCONTROLLER PROGRAMMING INTERFACING</td>
<td>T9</td>
<td>T</td>
<td></td>
<td>E3-06-14</td>
</tr>
<tr>
<td>Tue</td>
<td>12:00</td>
<td>14:00</td>
<td>All</td>
<td>PC2232</td>
<td>PHYSICS FOR ELECTRIC ENGINEERING</td>
<td>ALL</td>
<td>L</td>
<td>Sow Chorng Haur</td>
<td>LT7A</td>
</tr>
<tr>
<td>Tue</td>
<td>14:00</td>
<td>16:00</td>
<td>All</td>
<td>EE2024/ EE2028</td>
<td>PROGRAM FOR COMPUTER INTERFACES/MICROCONTROLLER PROGRAMMING INTERFACING</td>
<td>L</td>
<td>L</td>
<td>Rajesh Chandrasekhara Panicker/ Tham Chen Khong</td>
<td>LT6</td>
</tr>
<tr>
<td>Tue</td>
<td>14:00</td>
<td>17:00</td>
<td>All</td>
<td>EE2025</td>
<td>POWER ELECTRONICS MODULE</td>
<td>TU1</td>
<td>Lab</td>
<td></td>
<td>POWERLAB</td>
</tr>
<tr>
<td>Day</td>
<td>Start</td>
<td>End</td>
<td>Week</td>
<td>Code</td>
<td>Subject</td>
<td>Group</td>
<td>Type</td>
<td>StaffNames</td>
<td>Venue</td>
</tr>
<tr>
<td>----------</td>
<td>-------</td>
<td>-------</td>
<td>------</td>
<td>--------</td>
<td>----------------------------------</td>
<td>-------</td>
<td>---------</td>
<td>------------</td>
<td>-------------</td>
</tr>
<tr>
<td>Tue</td>
<td>14:00</td>
<td>17:00</td>
<td></td>
<td>EE2025</td>
<td>POWER ELECTRONICS MODULE</td>
<td>TU2</td>
<td>Lab</td>
<td></td>
<td>POWERLAB</td>
</tr>
<tr>
<td>Tue</td>
<td>14:00</td>
<td>17:00</td>
<td>All</td>
<td>EE2026</td>
<td>DIGITAL FUNDAMENTALS/DIGITAL DESIGN</td>
<td>TU2</td>
<td>Lab</td>
<td></td>
<td>DigElab</td>
</tr>
<tr>
<td>Tue</td>
<td>14:00</td>
<td>17:00</td>
<td></td>
<td>EE2027</td>
<td>ELECTRONICS CIRCUITS</td>
<td>TU1</td>
<td>Lab</td>
<td></td>
<td>LineLab</td>
</tr>
<tr>
<td>Tue</td>
<td>14:00</td>
<td>17:00</td>
<td></td>
<td>EE2027</td>
<td>ELECTRONICS CIRCUITS</td>
<td>TU2</td>
<td>Lab</td>
<td></td>
<td>LineLab</td>
</tr>
<tr>
<td>Tue</td>
<td>14:00</td>
<td>17:00</td>
<td>All</td>
<td>EE2032</td>
<td>SIGNALS &amp; COMMUNICATIONS LAB</td>
<td>TU2</td>
<td>Lab</td>
<td></td>
<td>MicWlab</td>
</tr>
<tr>
<td>Wed</td>
<td>14:00</td>
<td>17:00</td>
<td></td>
<td>PC2232</td>
<td>PHYSICS FOR ELECTRIC ENGINEERING</td>
<td>2/2A/3/3A</td>
<td>Lab</td>
<td></td>
<td>32/S11-0302</td>
</tr>
<tr>
<td>Wed</td>
<td>15:00</td>
<td>16:00</td>
<td>All</td>
<td>EE2026</td>
<td>DIGITAL FUNDAMENTALS/DIGITAL DESIGN</td>
<td>T8</td>
<td>T</td>
<td></td>
<td>E3-06-04</td>
</tr>
<tr>
<td>Wed</td>
<td>15:00</td>
<td>16:00</td>
<td>All</td>
<td>PC2232</td>
<td>PHYSICS FOR ELECTRIC ENGINEERING</td>
<td>T7</td>
<td>T</td>
<td></td>
<td>E3-06-15</td>
</tr>
<tr>
<td>Wed</td>
<td>15:00</td>
<td>16:00</td>
<td>All</td>
<td>EE2011</td>
<td>ENGINEERING ELECTROMAGNETICS</td>
<td>T1</td>
<td>T</td>
<td></td>
<td>E3-06-03</td>
</tr>
<tr>
<td>Wed</td>
<td>15:00</td>
<td>16:00</td>
<td>All</td>
<td>EE2025</td>
<td>ELECTRONICS CIRCUITS</td>
<td>1</td>
<td>L</td>
<td>Ng Chun Sum</td>
<td>E3-06-03</td>
</tr>
<tr>
<td>Wed</td>
<td>15:00</td>
<td>16:00</td>
<td>All</td>
<td>EE2026</td>
<td>ELECTRONICS CIRCUITS</td>
<td>T2</td>
<td>T</td>
<td></td>
<td>E3-06-03</td>
</tr>
<tr>
<td>Wed</td>
<td>15:00</td>
<td>16:00</td>
<td>All</td>
<td>EE2025</td>
<td>POWER ELECTRONICS MODULE</td>
<td>T3</td>
<td>T</td>
<td></td>
<td>E3-06-14</td>
</tr>
<tr>
<td>Wed</td>
<td>15:00</td>
<td>16:00</td>
<td>All</td>
<td>EE2025</td>
<td>POWER ELECTRONICS MODULE</td>
<td>T4</td>
<td>T</td>
<td></td>
<td>E3-06-05</td>
</tr>
<tr>
<td>Wed</td>
<td>15:00</td>
<td>16:00</td>
<td>All</td>
<td>EE2025</td>
<td>POWER ELECTRONICS MODULE</td>
<td>T5</td>
<td>T</td>
<td></td>
<td>E3-06-14</td>
</tr>
<tr>
<td>Wed</td>
<td>15:00</td>
<td>16:00</td>
<td>All</td>
<td>EE2025</td>
<td>POWER ELECTRONICS MODULE</td>
<td>T6</td>
<td>T</td>
<td></td>
<td>E3-06-15</td>
</tr>
<tr>
<td>Wed</td>
<td>15:00</td>
<td>16:00</td>
<td>All</td>
<td>EE2025</td>
<td>POWER ELECTRONICS MODULE</td>
<td>T7</td>
<td>T</td>
<td></td>
<td>E3-06-13</td>
</tr>
<tr>
<td>Wed</td>
<td>15:00</td>
<td>16:00</td>
<td>All</td>
<td>EE2025</td>
<td>POWER ELECTRONICS MODULE</td>
<td>W1</td>
<td>Lab</td>
<td></td>
<td>POWERLAB</td>
</tr>
<tr>
<td>Wed</td>
<td>15:00</td>
<td>16:00</td>
<td>All</td>
<td>EE2025</td>
<td>POWER ELECTRONICS MODULE</td>
<td>W2</td>
<td>Lab</td>
<td></td>
<td>POWERLAB</td>
</tr>
<tr>
<td>Wed</td>
<td>15:00</td>
<td>16:00</td>
<td>All</td>
<td>EE2025</td>
<td>POWER ELECTRONICS MODULE</td>
<td>W3</td>
<td>Lab</td>
<td></td>
<td>POWERLAB</td>
</tr>
<tr>
<td>Wed</td>
<td>16:00</td>
<td>17:00</td>
<td>All</td>
<td>EE2025</td>
<td>POWER ELECTRONICS MODULE</td>
<td>T4</td>
<td>T</td>
<td></td>
<td>E3-06-05</td>
</tr>
<tr>
<td>Wed</td>
<td>16:00</td>
<td>17:00</td>
<td>All</td>
<td>EE2025</td>
<td>POWER ELECTRONICS MODULE</td>
<td>T5</td>
<td>T</td>
<td></td>
<td>E3-06-14</td>
</tr>
<tr>
<td>Wed</td>
<td>16:00</td>
<td>17:00</td>
<td>All</td>
<td>EE2025</td>
<td>POWER ELECTRONICS MODULE</td>
<td>T6</td>
<td>T</td>
<td></td>
<td>E3-06-05</td>
</tr>
<tr>
<td>Wed</td>
<td>16:00</td>
<td>17:00</td>
<td>All</td>
<td>EE2025</td>
<td>POWER ELECTRONICS MODULE</td>
<td>T7</td>
<td>T</td>
<td></td>
<td>E3-06-14</td>
</tr>
<tr>
<td>Wed</td>
<td>16:00</td>
<td>17:00</td>
<td>All</td>
<td>EE2025</td>
<td>POWER ELECTRONICS MODULE</td>
<td>T8</td>
<td>T</td>
<td></td>
<td>E3-06-14</td>
</tr>
</tbody>
</table>

s2-yr2
<table>
<thead>
<tr>
<th>Day</th>
<th>Start Time</th>
<th>End Time</th>
<th>Week</th>
<th>Code</th>
<th>Subject</th>
<th>Group</th>
<th>Type</th>
<th>Staff Names</th>
<th>Venue</th>
</tr>
</thead>
<tbody>
<tr>
<td>Thu</td>
<td>13:00</td>
<td>14:00</td>
<td>All</td>
<td>EE2012</td>
<td>ANALYTICAL METHODS IN ECE</td>
<td>T9</td>
<td>T</td>
<td></td>
<td>E3-06-15</td>
</tr>
<tr>
<td>Thu</td>
<td>13:00</td>
<td>14:00</td>
<td>All</td>
<td>EE2025</td>
<td>POWER ELECTRONICS MODULE</td>
<td>T5</td>
<td>T</td>
<td></td>
<td>E3-06-13</td>
</tr>
<tr>
<td>Thu</td>
<td>13:00</td>
<td>14:00</td>
<td>All</td>
<td>EE2026</td>
<td>DIGITAL FUNDAMENTALS/DIGITAL DESIGN</td>
<td>T3</td>
<td>T</td>
<td></td>
<td>E3-06-11</td>
</tr>
<tr>
<td>Thu</td>
<td>13:00</td>
<td>14:00</td>
<td>All</td>
<td>PC2232</td>
<td>PHYSICS FOR ELECTRIC ENGINEERING</td>
<td>T9</td>
<td>T</td>
<td></td>
<td>E3-06-02</td>
</tr>
<tr>
<td>Thu</td>
<td>14:00</td>
<td>16:00</td>
<td>All</td>
<td>CG2023</td>
<td>SIGNALS &amp; SYSTEMS</td>
<td>2</td>
<td>T</td>
<td></td>
<td>E3-06-08</td>
</tr>
<tr>
<td>Thu</td>
<td>14:00</td>
<td>16:00</td>
<td>All</td>
<td>CG2023</td>
<td>SIGNALS &amp; SYSTEMS</td>
<td>1</td>
<td>T</td>
<td></td>
<td>E1-06-01</td>
</tr>
<tr>
<td>Thu</td>
<td>14:00</td>
<td>16:00</td>
<td>All</td>
<td>EE2023</td>
<td>SIGNALS &amp; SYSTEMS</td>
<td>ALL</td>
<td>T</td>
<td></td>
<td>E1-06-08</td>
</tr>
<tr>
<td>Thu</td>
<td>14:00</td>
<td>17:00</td>
<td>All</td>
<td>EE2025</td>
<td>POWER ELECTRONICS MODULE</td>
<td>TH1</td>
<td>Lab</td>
<td></td>
<td>POWERLAB</td>
</tr>
<tr>
<td>Thu</td>
<td>14:00</td>
<td>17:00</td>
<td>All</td>
<td>EE2025</td>
<td>POWER ELECTRONICS MODULE</td>
<td>TH2</td>
<td>Lab</td>
<td></td>
<td>POWERLAB</td>
</tr>
<tr>
<td>Thu</td>
<td>14:00</td>
<td>17:00</td>
<td>All</td>
<td>EE2027</td>
<td>ELECTRONICS CIRCUITS</td>
<td>TH1</td>
<td>Lab</td>
<td>LineElab</td>
<td>LineElab</td>
</tr>
<tr>
<td>Thu</td>
<td>14:00</td>
<td>17:00</td>
<td>All</td>
<td>EE2027</td>
<td>ELECTRONICS CIRCUITS</td>
<td>TH2</td>
<td>Lab</td>
<td>LineElab</td>
<td>LineElab</td>
</tr>
<tr>
<td>Thu</td>
<td>14:00</td>
<td>17:00</td>
<td>All</td>
<td>EE2032</td>
<td>SIGNALS &amp; COMMUNICATIONS LAB</td>
<td>TH2</td>
<td>Lab</td>
<td>MicWLab</td>
<td></td>
</tr>
<tr>
<td>Thu</td>
<td>14:00</td>
<td>17:00</td>
<td>All</td>
<td>PC2232</td>
<td>PHYSICS FOR ELECTRIC ENGINEERING</td>
<td>T10</td>
<td>T</td>
<td></td>
<td>E3-06-14</td>
</tr>
<tr>
<td>Thu</td>
<td>16:00</td>
<td>17:00</td>
<td>All</td>
<td>EE2026</td>
<td>DIGITAL FUNDAMENTALS/DIGITAL DESIGN</td>
<td>T11</td>
<td>T</td>
<td></td>
<td>E1-06-04</td>
</tr>
<tr>
<td>Thu</td>
<td>17:00</td>
<td>18:00</td>
<td>All</td>
<td>EE2024/ EE2028</td>
<td>PROGRAM FOR COMPUTER INTERFACES/MICROCONTROL</td>
<td>L</td>
<td>L</td>
<td>Tham Chen Khong/ Rajesh Chandrasekhar Panicker</td>
<td>LT6</td>
</tr>
<tr>
<td>Fri</td>
<td>09:00</td>
<td>12:00</td>
<td>All</td>
<td>CG2023</td>
<td>SIGNALS &amp; SYSTEMS</td>
<td>F1</td>
<td>Lab</td>
<td></td>
<td>DSAlab</td>
</tr>
<tr>
<td>Fri</td>
<td>09:00</td>
<td>12:00</td>
<td>All</td>
<td>EE2024/ EE2028</td>
<td>PROGRAM FOR COMPUTER INTERFACES/MICROCONTROL</td>
<td>F1</td>
<td>Lab</td>
<td></td>
<td>DigElab</td>
</tr>
<tr>
<td>Fri</td>
<td>09:00</td>
<td>12:00</td>
<td>All</td>
<td>EE2031</td>
<td>CIRCUITS &amp; SYSTEMS DESIGN LAB</td>
<td>F1</td>
<td>Lab</td>
<td></td>
<td>LineElab</td>
</tr>
<tr>
<td>Fri</td>
<td>10:00</td>
<td>11:00</td>
<td>All</td>
<td>EE2020/ EE2026</td>
<td>DIGITAL FUNDAMENTALS/DIGITAL DESIGN</td>
<td>L</td>
<td>L</td>
<td>Xu Yong-Ping/ Chua Dingjuan</td>
<td>LTS</td>
</tr>
<tr>
<td>Fri</td>
<td>10:00</td>
<td>11:00</td>
<td>All</td>
<td>EE2024</td>
<td>PROGRAM FOR COMPUTER INTERFACES/MICROCONTROL</td>
<td>T3</td>
<td>T</td>
<td></td>
<td>E3-06-13</td>
</tr>
<tr>
<td>Fri</td>
<td>10:00</td>
<td>11:00</td>
<td>All</td>
<td>EE2024</td>
<td>PROGRAM FOR COMPUTER INTERFACES/MICROCONTROL</td>
<td>T4</td>
<td>T</td>
<td></td>
<td>E3-06-12</td>
</tr>
<tr>
<td>Fri</td>
<td>10:00</td>
<td>12:00</td>
<td>All</td>
<td>PC2232</td>
<td>PHYSICS FOR ELECTRIC ENGINEERING</td>
<td>ALL</td>
<td>L</td>
<td>Sow Chorng Haur</td>
<td>LT7A</td>
</tr>
<tr>
<td>Fri</td>
<td>11:00</td>
<td>12:00</td>
<td>All</td>
<td>EE2011</td>
<td>ENGINEERING ELECTROMAGNETICS</td>
<td>T4</td>
<td>T</td>
<td></td>
<td>E3-06-05</td>
</tr>
<tr>
<td>Fri</td>
<td>11:00</td>
<td>12:00</td>
<td>All</td>
<td>EE2026</td>
<td>DIGITAL FUNDAMENTALS/DIGITAL DESIGN</td>
<td>T4</td>
<td>T</td>
<td></td>
<td>E3-06-01</td>
</tr>
<tr>
<td>Fri</td>
<td>14:00</td>
<td>15:00</td>
<td>All</td>
<td>EE2024</td>
<td>PROGRAM FOR COMPUTER INTERFACES/MICROCONTROL</td>
<td>T5</td>
<td>T</td>
<td></td>
<td>E3-06-13</td>
</tr>
<tr>
<td>Fri</td>
<td>14:00</td>
<td>15:00</td>
<td>All</td>
<td>EE2024</td>
<td>PROGRAM FOR COMPUTER INTERFACES/MICROCONTROL</td>
<td>T6</td>
<td>T</td>
<td></td>
<td>E3-06-12</td>
</tr>
<tr>
<td>Fri</td>
<td>14:00</td>
<td>15:00</td>
<td>All</td>
<td>EE2024</td>
<td>PROGRAM FOR COMPUTER INTERFACES/MICROCONTROL</td>
<td>T7</td>
<td>T</td>
<td></td>
<td>E3-06-14</td>
</tr>
<tr>
<td>Fri</td>
<td>14:00</td>
<td>15:00</td>
<td>All</td>
<td>EE2026</td>
<td>DIGITAL FUNDAMENTALS/DIGITAL DESIGN</td>
<td>T10</td>
<td>T</td>
<td></td>
<td>E3-06-02</td>
</tr>
<tr>
<td>Fri</td>
<td>14:00</td>
<td>15:00</td>
<td>All</td>
<td>EE2026</td>
<td>DIGITAL FUNDAMENTALS/DIGITAL DESIGN</td>
<td>T5</td>
<td>T</td>
<td></td>
<td>E3-06-11</td>
</tr>
<tr>
<td>Fri</td>
<td>14:00</td>
<td>15:00</td>
<td>All</td>
<td>EE2026</td>
<td>DIGITAL FUNDAMENTALS/DIGITAL DESIGN</td>
<td>T9</td>
<td>T</td>
<td></td>
<td>E3-06-05</td>
</tr>
<tr>
<td>Fri</td>
<td>14:00</td>
<td>17:00</td>
<td>All</td>
<td>CG2023</td>
<td>SIGNALS &amp; SYSTEMS</td>
<td>F2</td>
<td>Lab</td>
<td></td>
<td>DSAlab</td>
</tr>
<tr>
<td>Fri</td>
<td>14:00</td>
<td>17:00</td>
<td>All</td>
<td>EE2025</td>
<td>POWER ELECTRONICS MODULE</td>
<td>F1</td>
<td>Lab</td>
<td></td>
<td>POWERLAB</td>
</tr>
<tr>
<td>Fri</td>
<td>14:00</td>
<td>17:00</td>
<td>All</td>
<td>EE2025</td>
<td>POWER ELECTRONICS MODULE</td>
<td>F2</td>
<td>Lab</td>
<td></td>
<td>POWERLAB</td>
</tr>
<tr>
<td>Fri</td>
<td>14:00</td>
<td>17:00</td>
<td>All</td>
<td>EE2026</td>
<td>DIGITAL FUNDAMENTALS/DIGITAL DESIGN</td>
<td>F2</td>
<td>Lab</td>
<td>DigElab</td>
<td></td>
</tr>
<tr>
<td>Fri</td>
<td>14:00</td>
<td>17:00</td>
<td>All</td>
<td>EE2027</td>
<td>ELECTRONICS CIRCUITS</td>
<td>F1</td>
<td>Lab</td>
<td>LineElab</td>
<td>LineElab</td>
</tr>
<tr>
<td>Day</td>
<td>Start</td>
<td>End</td>
<td>Week</td>
<td>Code</td>
<td>Subject</td>
<td>Group</td>
<td>Type</td>
<td>StaffNames</td>
<td>Venue</td>
</tr>
<tr>
<td>-----</td>
<td>-------</td>
<td>-------</td>
<td>------</td>
<td>--------</td>
<td>--------------------------------</td>
<td>-------</td>
<td>------</td>
<td>----------------</td>
<td>----------------</td>
</tr>
<tr>
<td>Fri</td>
<td>14:00</td>
<td>17:00</td>
<td>EE2027</td>
<td>ELECTRONICS CIRCUITS</td>
<td>F2</td>
<td>Lab</td>
<td>LinELab</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Fri</td>
<td>14:00</td>
<td>17:00</td>
<td>All</td>
<td>EE2032</td>
<td>SIGNALS &amp; COMMUNICATIONS LAB</td>
<td>F2</td>
<td>Lab</td>
<td>MicWLab</td>
<td></td>
</tr>
<tr>
<td>Fri</td>
<td>14:00</td>
<td>17:00</td>
<td>PC2232</td>
<td>PHYSICS FOR ELECTRIC ENGINEERING</td>
<td>U/BA</td>
<td>Lab</td>
<td></td>
<td>32/S11-0302</td>
<td></td>
</tr>
<tr>
<td>Fri</td>
<td>15:00</td>
<td>16:00</td>
<td>All</td>
<td>EE2025</td>
<td>POWER ELECTRONICS MODULE</td>
<td>T6</td>
<td>T</td>
<td>E3-06-14</td>
<td></td>
</tr>
<tr>
<td>Fri</td>
<td>16:00</td>
<td>18:00</td>
<td>All</td>
<td>EE2031</td>
<td>CIRCUITS &amp; SYSTEMS DESIGN LAB</td>
<td>ALL</td>
<td>L</td>
<td>Chim Wai Kin</td>
<td>LT4</td>
</tr>
</tbody>
</table>

Examination calendar: [https://myportal.nus.edu.sg/studentportal/academics/all/semester-2.html](https://myportal.nus.edu.sg/studentportal/academics/all/semester-2.html)
EE2 Lab Schedule [click Second Year: Timetable / Schedule]: [https://www.ece.nus.edu.sg/intranet/Students/](https://www.ece.nus.edu.sg/intranet/Students/)
Odd weeks (2018): 15 Jan, 29 Jan, 12 Feb, 5 Mar, 19 Mar, 2 Apr, 16 Apr
Recess week (2018): 24 Feb - 4 Mar
Even weeks (2018): 22 Jan, 5 Feb, 19 Feb, 12 Mar, 26 Mar, 9 Apr
1st half: Instructional Week1 - Week6
2nd half: Instructional Week7 - Week13